Prepare for Your 7hillsTS Interview with Real Experiences!
View interviewsi
7hillsTS
16 7hillsTS Jobs
Physical Design Engineer (7-25 yrs)
7hillsTS
posted 3 weeks ago
Flexible timing
Key skills for the job
Job Overview :
We are seeking a highly skilled Physical Design Engineer with in-depth knowledge and hands-on experience in the Netlist-to-GDSII implementation process. The ideal candidate will be proficient in various stages of physical design, including floor planning, placement, clock tree synthesis (CTS), routing, static timing analysis (STA), power integrity analysis, and physical verification. Experience with submicron technology nodes (28nm and below) and proficiency in programming languages such as Tcl/Tk/Perl are essential.
Key Responsibilities :
Netlist-to-GDSII Implementation :
- Lead and execute the physical design flow from synthesized netlist to GDSII layout.
- Perform floor planning, placement, CTS, routing, and STA to meet design specifications.
Physical Design Methodologies :
- Apply industry-standard physical design methodologies for submicron technology nodes (28nm and below).
- Ensure design meets performance, power, and area (PPA) targets while adhering to foundry design rules.
Programming and Automation :
- Develop and maintain Tcl/Tk/Perl scripts to automate design tasks and enhance tool efficiency.
- Customize and extend EDA tool functionalities to meet specific project requirements.
Tool Expertise :
- Utilize Synopsys and Cadence tools effectively, including :
1. Synopsys : ICC2, PrimeTime, PT-PX
2. Cadence : Innovus, Calibre
- Leverage these tools for tasks such as placement optimization, timing analysis, and physical verification.
Timing Analysis and Closure :
- Perform detailed STA to identify and resolve timing violations.
- Implement timing closure strategies to ensure the design meets all timing constraints.
Power Integrity Analysis :
- Analyze and optimize power distribution networks (PDNs) to minimize IR drop and ensure reliable power delivery.
- Address power-related issues through appropriate design modifications.
Physical Verification :
- Conduct DRC (Design Rule Check), LVS (Layout vs. Schematic), and ERC (Electrical Rule Check) to ensure design compliance.
- Collaborate with the verification team to resolve any identified issues.
Leadership and Collaboration :
- Provide technical leadership and mentorship to junior engineers.
- Collaborate with cross-functional teams, including front-end designers and verification engineers, to achieve design goals.
- Communicate effectively with global teams to ensure project alignment and timely delivery.
Functional Areas: R&D
Read full job descriptionPrepare for Your 7hillsTS Interview with Real Experiences!
View interviews7-25 Yrs
GDS, Physical Design, Physical Verification +3 more
2-7 Yrs
Kolkata, Hyderabad / Secunderabad, Mysuru / Mysore +3 more
C++, Linux, Android +6 more
2-7 Yrs
Mysuru / Mysore, Pune, Bangalore / Bengaluru
Automobile, C++, MATLAB +5 more
2-7 Yrs
Mysuru / Mysore, Pune, Bangalore / Bengaluru
Medical Coding, Pharmacy, C++ +7 more
2-7 Yrs
Kolkata, Mysuru / Mysore, Pune +1 more
Python, Oracle, HTML +7 more
2-7 Yrs
Mysuru / Mysore, Pune, Bangalore / Bengaluru
Python, Recruitment, C++ +6 more
2-7 Yrs
Mysuru / Mysore, Pune, Bangalore / Bengaluru
Mechanical Engineering, Architecture, Legal Advisory +6 more
2-7 Yrs
Kolkata, Hyderabad / Secunderabad, Mysuru / Mysore +3 more
Python, Recruitment, C++ +6 more
2-7 Yrs
Kolkata, Hyderabad / Secunderabad, Mysuru / Mysore +3 more
Linux Administration, C++, Data Structures and Algorithms +2 more
12-20 Yrs
Clinical Data Management, EDI, HL7 +1 more