Upload Button Icon Add office photos
filter salaries All Filters

13 GreenWave Radios Jobs

Senior Engineer Design Verification

5-10 years

Bangalore / Bengaluru

1 vacancy

Senior Engineer Design Verification

GreenWave Radios

posted 3+ weeks ago

Job Role Insights

Key skills for the job

Job Description

You will be working within DV team on verifying ORAN packet processing blocks using internal developed reference Python Model.
Work on high speed SERDES interface verification such as PCIE but not limited to.
Develop UVM testbench environment and execute verification cases to verify RTL design in bit true and cycle accurate.
Construct SoC level testbench re-using verification components developed at the IP/ Subsystem level. Test bench architecture for random/directed testing, stimulus generation, and integration of custom and off the shelf VIP/UVCs.
Develop and execute verification plans based on design specifications and collaboration with architects and designers.
Construct HW/SW Co-Verification environment - test-benches, use-cases, APIs, sequences. Execute and Debug use-cases.
Be part of a dynamic and functionally diverse team with opportunities for gaining exposure to modelling (TLM), HW emulation/acceleration, and SW driven verification.
Debug test cases and report verification result to achieve expected code/functional coverage metrics. Utilize constrained random verification, functional coverage, code coverage and assertions to achieve goals.
Work with FW team to convert DV sequence to FW drivers.
Support emulation, FPGA, prototyping efforts.
Implement and maintain automated verification flows in languages such as Python, Perl/ Shell scripts.
Job Requirements
Masters and/or bachelors degree in engineering (or equivalent) in EC/ EE/ CS.
5 or more years of experience in ORAN protocol design verification using reference models.
Hands-on experiences in integrating Python/C++ models to UVM environment and create Agents, Scoreboards components for network functional blocks.
Experiences in Cadence vManager for DV metrics extraction and regression
Good understanding of the complete verification life cycle (test plan, testbench through coverage closure).
Expertise in developing testbench environment and verification components (Monitor, Scoreboard, Driver, Agent etc) from scratch.
Proficient in SystemVerilog, Verilog, UVM and C; and scripting languages like Python, Perl and Tcl/Shell.
Experience in developing IP/ Subsystem/ chip-level SystemVerilog and UVM based
Experiences in GIT, JIRA, MS office suites
Benefits
Competitive salary and stock options.
Learning and development opportunities.
Employer paid health Insurance.
Earned, Casual, Sick parental leaves

Employment Type: Full Time, Permanent

Read full job description

Compare GreenWave Radios with

TCS

3.6
Compare

Accenture

3.7
Compare

Wipro

3.7
Compare

Cognizant

3.7
Compare

Capgemini

3.7
Compare

HDFC Bank

3.9
Compare

Infosys

3.6
Compare

ICICI Bank

4.0
Compare

HCLTech

3.5
Compare

Tech Mahindra

3.5
Compare

Genpact

3.7
Compare

Teleperformance

3.9
Compare

Concentrix Corporation

3.7
Compare

Axis Bank

3.7
Compare

Amazon

4.0
Compare

Jio

4.1
Compare

iEnergizer

4.7
Compare

Reliance Retail

3.9
Compare

IBM

3.9
Compare

LTIMindtree

3.7
Compare

Similar Jobs for you

Senior Design Engineer at GreenWaveRadios

Bangalore / Bengaluru

10-18 Yrs

Not Disclosed

Senior Design Engineer at GreenWaveRadios

Bangalore / Bengaluru

9-18 Yrs

Not Disclosed

Technical Lead at GreenWaveRadios

Bangalore / Bengaluru

10-18 Yrs

Not Disclosed

Technical Lead at GreenWaveRadios

Bangalore / Bengaluru

11-19 Yrs

Not Disclosed

Design & Verification Engineer at Advanced Micro Devices, Inc

Bangalore / Bengaluru

4-8 Yrs

Not Disclosed

Design & Verification Engineer at MIPS

Pune, Bangalore / Bengaluru

8-12 Yrs

Not Disclosed

Verification Engineer at NXP Semiconductors

Bangalore / Bengaluru

3-4 Yrs

Not Disclosed

Technical Lead at GreenWaveRadios

Bangalore / Bengaluru

11-18 Yrs

Not Disclosed

Staff Verification Engineer at ARM Embedded Technologies Pvt Ltd

Bangalore / Bengaluru

8-13 Yrs

Not Disclosed

Design & Verification Engineer at Ampere Computing

Bangalore / Bengaluru

5-10 Yrs

Not Disclosed

Senior Engineer Design Verification

5-10 Yrs

Bangalore / Bengaluru

Python, C++, SOC +5 more

3+ weeks ago·via naukri.com

Tech Lead Design Verification SOC

11-19 Yrs

Bangalore / Bengaluru

Python, Embedded Software, SOC +5 more

3+ weeks ago·via naukri.com

Tech Lead SQA Automation

11-18 Yrs

Bangalore / Bengaluru

Python, Coding, C++ +6 more

3+ weeks ago·via naukri.com

Tech Lead Design Verification Wireless DSP

10-18 Yrs

Bangalore / Bengaluru

Python, MATLAB, SOC +5 more

3+ weeks ago·via naukri.com

Senior Engineer Design Verification SOC

10-18 Yrs

Bangalore / Bengaluru

Python, MATLAB, SOC +5 more

3+ weeks ago·via naukri.com

Tech Lead Embedded 5G ORAN Software

5-10 Yrs

Bangalore / Bengaluru

Manual Testing, Python, C++ +7 more

3+ weeks ago·via naukri.com

Tech Lead Firmware 5G

12-17 Yrs

Bangalore / Bengaluru

Manual Testing, Python, C++ +7 more

3+ weeks ago·via naukri.com

Tech Lead Embedded Linux & FPGA

10-15 Yrs

Bangalore / Bengaluru

Manual Testing, Python, C++ +6 more

3+ weeks ago·via naukri.com

Tech Lead Firmware

10-15 Yrs

Bangalore / Bengaluru

Python, Coding, C++ +6 more

3+ weeks ago·via naukri.com

Senior Engineer, Design Verification

9-18 Yrs

Bangalore / Bengaluru

Python, Embedded Software, SOC +5 more

3+ weeks ago·via naukri.com
write
Share an Interview