RTL Design Engineer

4+ years of experience in RTL design and verification.
Proven experience with digital logic design using Verilog, VHDL, or System Verilog.
Experience with simulation tools such as VCS, QuestaSim, or similar.
Hands-on experience with RTL design tools (e.g., Synopsys Design Compiler, Cadence Genus).
Develop RTL code based on system-level specifications using Verilog, VHDL, or SystemVerilog.
Implement complex digital functions and algorithms in RTL.
Create and execute detailed test plans to verify RTL designs.
Proficiency in writing and debugging RTL code.
Experience with synthesis, static timing analysis, and linting tools.