AmbitionBox
Interview Questions
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
Filter interviews by
Texas Instruments DFT Engineer Interview Questions and Answers
Texas Instruments DFT Engineer Interview Experiences
1 interview found
Anonymous
I applied via Referral and was interviewed in May 2022. There was 1 interview round.
(5 Questions)
- Q1. Problems I have faced and how it was solved like drc, simulation issues etc.
- Q2. Loc,los, loes . Questions on pipeline logic. Div by 3 Freq clock generator.
- Q3. Circuit was drawn and I was asked what inputs will create the scenario for s@ 0 s@1 faults.
- Ans.
Identifying inputs for s@0 and s@1 faults involves analyzing circuit behavior under specific conditions.
s@0 fault occurs when a signal is stuck at logic 0; inputs must force the output to 0 regardless of intended logic.
Example: For an AND gate, if both inputs are 1, but the output is forced to 0, it indicates an s@0 fault.
s@1 fault occurs when a signal is stuck at logic 1; inputs must force the output to 1 regardless o...
- Q4. Questions on edt, 1 hot masking. Lock-up latches explanation with drawings
- Q5. Coverage gaps, wrapper cell issues. Issues faced in post silicon
- Ans.
Issues faced in post silicon for DFT Engineer
Coverage gaps can occur due to incomplete testing of certain functionalities
Wrapper cell issues can arise due to incorrect placement or sizing of the cells
Post silicon issues can also include timing violations, power issues, and signal integrity problems
Debugging post silicon issues can be challenging and time-consuming
Interview Preparation Tips
Top trending discussions
Interview questions from similar companies
I applied via Company Website and was interviewed in Apr 2024. There were 2 interview rounds.
(2 Questions)
- Q1. First round was with DFT Head. He seemed little arrogant. Asked me basic DFT questions like wrapper architecture, working and how flops will be handled in case of setup and hold.
- Q2. He also asked me about work I have done
(1 Question)
- Q1. This was 3 hours back to back interview. In first round, All questions were on scan architecture, need of lockup latches, ATPG Basics, compression architecture etc. Second round was more on the challenges ...
Interview Preparation Tips
I applied via Campus Placement and was interviewed before Jul 2021. There were 3 interview rounds.
(1 Question)
- Q1. SDLC, digital circuit, rtl
(1 Question)
- Q1. Rtl coding verilog system verilog
(1 Question)
- Q1. Introduction, hr policy company profile
Interview Preparation Tips
I applied via Campus Placement and was interviewed in Apr 2021. There was 1 interview round.
Interview Questionnaire
1 Question
- Q1. Vlsi design flow, sta, perl programming, puzzle
Interview Preparation Tips
M Shunmuga Priya
Interview Questionnaire
1 Question
- Q1. Basics of digital electronics
I applied via Campus Placement and was interviewed in Mar 2021. There was 1 interview round.
Interview Questionnaire
1 Question
- Q1. 1.1. What is difference between combination logic circuit and sequential combination logic? 2. What is the difference between synchronous reset and asynchronous reset? 3. Why we used FSM ? 4. Differenc...
- Ans.
Overview of digital circuit concepts and design principles in electronics.
Combination Logic Circuit: Output depends only on current inputs (e.g., adders, multiplexers).
Sequential Logic Circuit: Output depends on current inputs and past states (e.g., flip-flops, counters).
Synchronous Reset: Reset signal is synchronized with the clock; changes occur at clock edges.
Asynchronous Reset: Reset signal can change the state at ...
Interview Preparation Tips
Texas Instruments HR Interview Questions
I applied via Campus Placement
Interview Questionnaire
2 Questions
- Q1. Extensive discussion on minor projects. I had one in wireless communication and was asked technical questions based on my description of the project work.
- Ans.
Developed a wireless communication project focusing on signal processing and data transmission efficiency.
Implemented a frequency modulation technique to enhance signal clarity.
Utilized MATLAB for simulating communication channels and analyzing performance metrics.
Conducted experiments to measure the impact of environmental factors on signal strength.
Collaborated with a team to design a prototype for real-time data tra...
- Q2. Questions on digital logic design. I was asked to write an FSM for a problem statement. This was followed by some basic questions on data structures and algorithms, like tree traversal etc. (Don't worry if...
Interview Preparation Tips
Experience: Shortlisting of candidates based on UG CGPA from CS, EC, EE and IT branches.
General Tips: Be thorough with your basics. A good command over digital logic and computer architecture is a plus.
Skills: Communication, Problem Solving, Analytical Skills
Duration: <1 week
I applied via Campus Placement and was interviewed in Aug 2021. There were 3 interview rounds.
Interview Questionnaire
1 Question
- Q1. Verilog n digital
Interview Preparation Tips
Selected
I applied via Campus Placement and was interviewed before Jul 2022. There were 3 interview rounds.
Written test consist of digital electronics, coding section, verilog and aptitude questions
(2 Questions)
- Q1. In Technical interview, They asked what ever skills you have mentioned in your resume..not more than that.
- Q2. Flip flop conversion, c coding logic test, RTL etc
Pichakayala Sannajajula
Selected
I applied via Company Website and was interviewed in Jun 2022. There were 3 interview rounds.
Basic Verilog coding and digital design questions
(2 Questions)
- Q1. Details on education, grades, career interests...etc If we offer you a permanent role after successful internship are you willing to join
- Q2. What are your grades
Interview Preparation Tips
Texas Instruments Interview FAQs
Some of the top questions asked at the Texas Instruments DFT Engineer interview -
Tell us how to improve this page.
Texas Instruments Interviews By Designations
- Texas Instruments Analog Design Engineer Interview Questions
- Texas Instruments Analog Layout Engineer Interview Questions
- Texas Instruments Analog Engineer Interview Questions
- Texas Instruments Intern Interview Questions
- Texas Instruments Digital Design Engineer Interview Questions
- Texas Instruments Design Engineer Interview Questions
- Texas Instruments Embedded Software Engineer Interview Questions
- Texas Instruments Digital Engineer Interview Questions
- Show more
Interview Questions from Similar Companies
|
Analog Design Engineer
135
salaries
|  ₹21.6 L/yr - ₹38.5 L/yr |
|
Software Engineer
74
salaries
| ₹18 L/yr - ₹33.2 L/yr |
|
Senior NPD Engineer
67
salaries
| ₹20.4 L/yr - ₹25.8 L/yr |
|
Digital Design Engineer
57
salaries
| ₹20.1 L/yr - ₹34.4 L/yr |
|
Application Developer
46
salaries
| ₹14 L/yr - ₹23 L/yr |
Qualcomm
Intel
Molex
TDK India Private Limited
- Home >
- Interviews >
- Texas Instruments Interview Questions
