Prepare for Your Advanced Micro Devices Interview with Real Experiences!
View interviews
AmbitionBox
Search
Jobs
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
Engaged Employer
i
This company page is being actively managed by
Advanced Micro Devices Team. If you also belong to the team, you
can get access from
here
Advanced Micro
Devices
Compare
All Filters
219 Advanced Micro Devices Jobs
Manager Silicon Design Engineering
10-15 years
Bangalore / Bengaluru
1 vacancy
Manager Silicon Design Engineering
Advanced Micro Devices
posted 2 days ago
Job Role Insights
Flexible timing
Job Description
Front-End Silicon Design Integration (FEINT) Manager
The role:
A Front-End Silicon Design and Integration (FEINT) Manager role in our Security IP (SECIP) development team, where a large number of embedded micro-processor subsystems, hardware accelerators and other IPs vital to improve system performance and functionality are designed and verified. These IPs provide high performance functions to System on Chip (SoC) products across all AMD business units such as client computers, servers, discrete graphics, and gaming. As a hands-on FEINT manager, you will lead a number of FEINT engineers, work on performing RTL synthesis and PPA (performance, power, area) analysis in order to improve the QoR (quality of result) of RTL designs, creating, adopting and automating RTL static design rule checks, conducting ECO and LEC validations, as well as supporting SOC integration of the IPs.
The person:
An experienced FEINT engineering leader with strong records of technical leadership and hands-on execution to drive RTL synthesis, PPA analysis, ECO, and static verification tasks to timely completion. A technical mentor and forward-thinking leader who demonstrated strong capability in establishing advanced FEINT methodology and workflow, anticipating / analyzing / resolving technical and planning issues, and enjoyed interacting with team members. A strong written and verbal communicator with strong problem solving and attention to detail skills along with professional interpersonal communication capability.
Key responsibilities:
- Develop, adopt strategy, concept and scripting solutions for RTL synthesis, timing path analysis and PPA analysis at the subsystem level as well as at the block level RTL designs to drive for continued improvement of QoR
- Develop, adopt ECO strategy, concept and scripting solutions for netlist and/or conformal assisted RTL ECO and LEC validations
- Develop, adopt strategy, concept and scripting solutions for RTL static design rule checks in collaboration with RTL design team and the corporate methodology team
- Manage FEINT regression process, create and improve FEINT workflow, processes, and quality metrics, to drive continuous improvement and positive changes
- Manage IP integration support with SoC team, coordinate resolution of IP integration issues with SoC teams
- Collaborate with project management and other team leads on FEINT deliverables to the project milestones and on quality metrics
Preferred experience:
- A minimum of equivalent 10 years relevant experience in FEINT engineering.
- Proven understanding of RTL design, synthesis, and ECO principles
- Excellent knowledge with FE design tools such as Design/Fusion Compiler, Prime Time, Power Artist, Conformal, Formality, etc.
- Familiar with VCS/Verdi and SPG based (dynamic/static) verification environments
- Proficient with Verilog, C/C++ and other scripting languages (e.g. Tcl, Ruby, Perl, Python and Makefile)
- Excellent skills with Unix/Linux environment
- Familiar with RTL coding techniques for improved PPA-measured QoR
- Familiar with RTL coding style for cleanness on design rule checks (LINT, CDC, RDC, etc.)
- Good understanding of gate level circuit design and physical level design concept and methodology
- Excellent communication skills (both written and oral)
- Strong ability to provide mentorship and guidance to junior and senior engineers, a very effective team player, a positive influencer on team morale and culture
- Prior technical management experience is a plus asset
Academic credentials:
- Major in Electrical Engineering, Computer Engineering, or Computer Science, or possibly a related field
- Masters Degree preferred
Location: Bangalore India
#LI-RR1
#LI-RR1
#LI-Linkedin
Employment Type: Full Time, Permanent
Read full job description
What people at Advanced Micro Devices are saying
Rating based on 8 Design Engineer
reviews
Anonymous · Engineering - Hardware & Networks
in Bangalore / Bengaluru
Likes
Good working culture
Dislikes
Pays lesser compared to Market standards
Design Engineer salary at Advanced Micro Devices
reported by
46
employees
with 1-4
years exp.
₹12.9
L/yr - ₹22.6
L/yr
220%
more
than the average Design Engineer Salary in India
View more details
What Advanced Micro Devices employees are saying about work life
based on 291 employees
Flexible timing
Monday to Friday
No travel
Day Shift
Advanced Micro Devices Benefits
Submitted by Company
Health & Wellness Family Financial Wellbeing Perks Time Off Compensation
Submitted by Employees
View more benefits 
Compare Advanced Micro Devices with
Qualcomm
Compare
Intel
Compare
Molex
Compare
TDK India Private Limited
Compare
Applied Materials
Compare
Micron Technology
Compare
Synopsys
Compare
Broadcom
Compare
NXP Semiconductors
Compare
Cadence Design Systems
Compare
Lam Research
Compare
Infineon Technologies
Compare
Texas Instruments
Compare
Microchip Technology
Compare
STMicroelectronics
Compare
Arrow Electronics
Compare
GLOBALFOUNDRIES
Compare
MediaTek India Technology
Compare
KLA
Compare
Micron Semiconductor
Compare
Similar Jobs for you
Manager Silicon Design Engineering
10-15 Yrs
Bangalore / Bengaluru
Python, Project Management, C++ +7 more
CPU Verification Engineer
0-2 Yrs
Bangalore / Bengaluru
Artificial Intelligence, Recruitment, C++ +5 more
Director Software Development
6-12 Yrs
Bangalore / Bengaluru
Networking, Recruitment, Product Management +6 more
GFX- Design Technical Lead
14-19 Yrs
Bangalore / Bengaluru
Artificial Intelligence, Recruitment, Gaming +6 more
Sr. Silicon Design Engineer
4-9 Yrs
Hyderabad / Secunderabad
Electrical Engineering, C++, Linux +6 more
Sr. Silicon Design Engineer
4-9 Yrs
Hyderabad / Secunderabad
Artificial Intelligence, Recruitment, Gaming +6 more
MTS Silicon Design Engineer ( ASIC TFM Lead)
8-13 Yrs
Bangalore / Bengaluru
Recruitment, CAD, Analytical +6 more
Sr. Silicon Design Engineer
8-13 Yrs
Bangalore / Bengaluru
Python, Recruitment, Graphics +6 more
Sr. Silicon Design Engineer
4-5 Yrs
Bangalore / Bengaluru
Python, Recruitment, Gaming +7 more
Share an Interview