Filter interviews by
To calculate 64*x where x is 32 bit without using operator in Verilog code.
Use shift left operation to multiply x by 64 (2^6).
Shift x left by 6 bits to achieve the result.
Ensure proper handling of overflow or truncation if necessary.
The setup time and hold time in a flipflop are typically set by the designer during the design phase.
Setup time and hold time are parameters specified by the designer in the flipflop's datasheet.
The designer ensures that the setup time and hold time requirements are met to prevent timing violations.
Setup time is the minimum time before the clock edge that the data input must be stable.
Hold time is the minimum time afte...
I applied via Company Website and was interviewed in Jun 2021. There were 3 interview rounds.
I applied via Naukri.com and was interviewed in Aug 2021. There were 4 interview rounds.
I applied via Naukri.com and was interviewed before Dec 2020. There were 4 interview rounds.
What people are saying about VVDN Technologies
I applied via LinkedIn and was interviewed in Oct 2020. There were 6 interview rounds.
I applied via Naukri.com and was interviewed in Jul 2020. There was 1 interview round.
I applied via Recruitment Consultant and was interviewed before Jul 2020. There were 7 interview rounds.
I applied via Referral and was interviewed in Feb 2021. There were 5 interview rounds.
I applied via Recruitment Consultant and was interviewed before Jan 2021. There were 4 interview rounds.
based on 1 interview experience
based on 6 reviews
Rating in categories
Junior Engineer
1.7k
salaries
| ₹1.2 L/yr - ₹3.6 L/yr |
Assistant Engineer
808
salaries
| ₹1.5 L/yr - ₹4 L/yr |
Technical Lead
343
salaries
| ₹12.7 L/yr - ₹22.6 L/yr |
Embedded Software Engineer
343
salaries
| ₹3.5 L/yr - ₹7.5 L/yr |
Senior Software Engineer
338
salaries
| ₹7.9 L/yr - ₹14 L/yr |
Virtusa Consulting Services
Hexaware Technologies
CGI Group
Optum Global Solutions